Abstract-Finite-ground coplanar (FGC) waveguide lines on top of polyimide layers are frequently used to construct three-dimensional Si-SiGe monolithic microwave/millimeter-wave integrated circuits on silicon substrates. Requirements for high-density, low-cost, and compact RF front ends on silicon can lead, however, to high crosstalk between FGC lines and overall circuit performance degradation. This paper presents theoretical and experimental results and associated design guidelines for FGC line coupling on both high-and low-resistivity silicon wafers with a polyimide overlay. It is shown that a gap as small as 6 m between two adjacent FGC lines can reduce crosstalk by at least 10 dB, that the nature of the coupling mechanism is not the same as with microstrip lines on polyimide layers, and that the coupling is not dependent on the Si resistivity. With careful layout design, isolation values of better than 30 dB can be achieved up to very high frequencies (50 GHz).
W
ITH THE ever-increasing demand to produce high-density, low-cost, and compact RF front ends for high data rate, wireless communication systems, and high-resolution radars, there has been a large amount of research, both in industry and in academia, to develop high-quality microwave circuits and modules on silicon substrates. The choice of the silicon substrate is primarily driven by the low processing cost and the capability to monolithically integrate SiGe devices that have exhibited cutoff frequencies up to 350 GHz [1] . The latter advancement has paved the way for the realization of a fully monolithic microwave system-on-a-chip (SOC) that can operate up to millimeter-wave frequencies in contrast to a system-on-a-package (SOP) where the active devices are fabricated separately from the rest of the circuitry and integrated at the end. The development, however, of high-frequency active devices is not the only requirement for the realization of such a complicated SOC. The integration of a large number of passive components (e.g., transmission lines, inductors, capacitors, filters) with small loss and minimal crosstalk is as important as the advancement in the diode and transistor technology. Since waveguide components that are known for their high-quality factors cannot be used in compact SOC architectures, novel concepts are needed to address the passive components associated issues. Of recent particular importance is the crosstalk or isolation between the various circuits, as the degree of integration has increased dramatically to minimize the development cost.
The first efforts that addressed the quality-factor issues of passive components associated with silicon substrates, which typically have higher loss than other traditional microwave substrates (e.g., GaAs or alumina), focused on using high-resistivity Si wafers. A variety of passive structures have been developed on silicon with resistivities ranging anywhere from 1000 cm to 20 k cm [2] - [7] . In most cases, the performance of these elements rivaled the performance on GaAs or on insulating materials. However, the associated development cost is higher than using low-resistivity silicon, especially when active devices need to be integrated with the use of a CMOS processing technology. For these reasons, researchers also focused on developing passive elements on CMOS and BiCMOS type ( -20 cm) substrates with a goal to minimize the loss and interaction. More specifically, efforts focused mostly on using a variety of relatively thin (5-20 m) dielectric layers (e.g. polyimide, benzocyclobutene (BCB), oxide) with a goal to minimize the electromagnetic-field interaction of the passive structures with the lossy Si substrate [8] - [12] . Some efforts also focused on removing (micromachining) part of the Si substrate [13] , [14] in order to totally remove the deleterious substrate effects.
Two types of transmission lines for CMOS-type silicon substrates have been developed thus far, which are: 1) the thin film microstrip line (TFMS) and 2) the finite ground coplanar (FGC) line with an insulating interface layer. The TFMS is comprised of a metal layer deposited on top of the lossy silicon and the actual line deposited on top of the dielectric layers. In this way, the dielectric layers act as the substrate and the metal ground plane provides perfect shielding of the electromagnetic fields 0018-9480/04$20.00 © 2004 IEEE from the Si substrate. TFMS solved the problem of high loss and compact circuits. Coupling between two parallel TFMS lines embedded in thick polyimide layers was also studied recently [15] and showed that acceptable levels ( 40 dB) of isolation can be achieved if shielding structures are used. The FGC line was developed to overcome some of the problems associated with microstrip lines, such as difficulty of integrating both series and shunt elements, via-holes, backside processing, and limited impedance range for the dielectric overlay on top of the lossy silicon. The FGC line consists of one signal conductor, two slots, and two ground planes of finite width (typically 2-4 times the signal width) on top of the thin dielectric layer. Two versions of the line exist: the one with conductor backing (metal on top of the silicon) and the one without backing. The former is notorious for exciting higher order modes that can increase dispersion, as well as cross-coupling. The latter does not suffer from this problem and, indeed, the cutoff frequency of the higher order modes can be controlled by the ground-plane width. In addition, FGC line passive circuitry can be processed in one step since all metals are on the same layer; the line can support an almost pure TEM mode of propagation up to 120 GHz, and is well suited for flip-chip interconnects. Lastly, a wider impedance range can typically be achieved than with the TFMS line. To use FGC lines on silicon wafers with resistivities used for CMOS circuits, a thin dielectric layer between the FGC line and silicon is required to minimize electromagnetic-field interaction with the Si substrate. This has enabled measured attenuation levels of around 3 dB/cm at 25 GHz to be reported [16] . Care should be exercised, however, when designing FGC lines on CMOS-type silicon substrates with dielectric overlays, as considerable loss can be attained [14] , [16] . Coupling is very small between FGC lines on high-resistivity silicon (HRS) substrate (no dielectric overlay) [17] . In [17] , it was observed that FGC lines on HRS substrates have approximately 8 dB lower coupling than coupled coplanar lines and that their forward and backward coupling characteristics do not resemble those of other transmission lines such as microstrips. An FGC line fabricated on an insulator over a semiconductor can support, in general, three modes of propagation (a coplanar-waveguide (CPW) mode, a dielectric quasi-TEM mode, and a slow-wave mode). In addition, surface waves may exist on the substrate that may further degrade the FGC circuit isolation. However, since the FGC line has less field overlap with the surface-wave modes than the microstrip line, it interacts weakly with them [18] , theoretically providing better isolation than the microstrip lines.
This paper investigates the coupling effects of FGC lines on silicon substrates with a thin dielectric overlay. Preliminary results that only include the measured coupling of FGC lines on HRS with a polyimide overlay were reported in [19] . This paper presents for the first time results for FGC lines on CMOS-type substrates with a polyimide overlay and, therefore, provides a more complete understanding of the coupling effects that may exist in such structures. The parasitic crosstalk between FGC lines on low-resistivity silicon substrate is analyzed to determine the effect that the distance between adjacent finite grounds has on the coupling of their associated lines. In addition, a physical analysis of the various modes that exist on the coupled FGC lines is presented for the first time to better understand the measured results. Since FGC lines are wider than microstrip lines, space requirements could be a drawback for this type of lines in RF packages and interconnects. A minimum distance between adjacent FGC lines to prevent significant crosstalk is important to conserve area. Simulations using the finite-difference time-domain (FDTD) technique were employed to identify the spacing requirements for minimum crosstalk, and measurements were taken to verify those results.
II. CIRCUIT DESCRIPTION
The FGC structures were designed over a multilayered substrate comprised of a layer of polyimide over silicon. Fig. 1 illustrates a cross-sectional view of two adjacent FGC lines that lie on top of the same polyimide layer. The distance between the edges of their finite grounds is , the distance between the centers of the two FGC lines is , and the widths of the center (signal) conductor, slot, and ground-plane conductor are and respectively. All experiments were performed for adjacent FGC lines of the same geometry and impedance. The FGC structures that were analyzed had dimensions of m, m, and m, m, with values of ranging from 20 to 84 m. Five cases for the value of were studied, i.e., (common ground), m, m, m, and m. The design for the FGC lines was aided with methods found in [20] . Although the presented procedure for finding an effective dielectric constant for the multilayer substrate was derived for a CPW structure with infinitely long ground planes, it was very useful in determining approximate impedance and guided wavelengths, and can be adapted for FGC lines. It begins by transforming the individual dielectric layers of finite thickness into dielectric layers of semi-infinite thickness by using a mapping transformation that is independent of the dielectric constant for the materials and is based strictly on geometry of the CPW lines. From this data, filling factors for the individual layers are determined by comparing the capacitance of the substrate layer using the original dielectric value with the capacitance of the same substrate layer replacing the dielectric with air. The filling factors determine how much each layer contributes to the effective dielectric constant of the overall structure. Once the effective dielectric constant is found, the characteristic impedance of the line can also be determined. Results from this analysis, which is based on the conformal-mapping techniques presented in [20] , were used as the starting point for the design of the desired FGC lines. The FGC line geometry was then analyzed and optimized with the help of a full-wave simulation tool Sonnet based on the method of moments. Sonnet simulations take into account the substrate parameters (thickness and loss), as well as the metallization parameters (thickness and conductivity). For the m, m FGC line, the simulations yielded an and a , while for the m, m, they yielded an and at a frequency of 15 GHz for a low-resistivity silicon substrate.
III. CIRCUIT FABRICATION
For the fabrication of coupled FGC lines and their characterization, the thickness of the polyimide layer utilized as the insulation layer was 20 m of Dupont PI-1111 with a dielectric constant of 2.8. A single layer of this material was spun onto a 500-m silicon wafer. The silicon wafers had both high (greater than 1000 cm) and low resistivities (less than 5 cm). After curing the polyimide, 200 of titanium and 1.5 m of Au were evaporated onto the polyimide coated wafer and a pattern was defined with a liftoff process. Fig. 2 illustrates the layout of the fabricated lines, which have a coupling length of 7500 m. Ports 2 and 4 are on right-angle bends to prevent coupling of the ports during their excitation and facilitate the RF probe positioning.
In the fabricated circuits, air bridges were placed every 1500 m along each FGC line to suppress any slotline modes from forming. The air-bridge width was 40 m and the length was equal to . To construct the air bridges, a single 3-m layer of PI-2611 polyimide with relative permittivity equal to 3.12 was spun onto the wafer and cured. Ni was evaporated onto the polyimide to serve as a mask for the reactive ion etching (RIE), which was used to etch via-holes through the PI-2611 to the ground planes of the FGC lines. The via-hole size was 40-m square and they were located 3 m away from the edges of the FGC line slots. After the via-holes were etched and the Ni mask removed, the bridges were defined by a liftoff process consisting of 200 of titanium and 1.5 m of gold to connect the plated vias. Via-holes were also created in the RF probing areas.
IV. MEASURED RESULTS
The measured cross-coupling results for the two different FGC line geometries ( m, m, m and m, m, m) and two different values of separation distance for low-resistivity silicon are shown in Figs. 3 and 4 . For the high-resistivity case, the results can be found in [19] . The insertion loss shows the attenuation of a signal through the 7500-m-long FGC line, but since the primary emphasis of this paper is the isolation and cross-coupling, is not plotted. First, the backward coupling defined as and the forward coupling defined as for the FGC line with m, m, m, and have the typical characteristics of monotonically increasing forward coupling with frequency and backward coupling that is periodic with frequency (several dips), as shown in Fig. 3(a) . The forward coupling reaches a maximum value of 20 dB around 40 GHz. The results are similar for the same line geometry on HRS [19] . When the separation distance is increased to 6 m, the forward and backward couplings are reduced and increase with frequency, but dips are observed in the forward coupling, as shown in Fig. 3(b) . Similar dips were also observed in the high-resistivity case [19] when m. The maximum value of coupling is around 30 dB at approximately 45 GHz and this is also in agreement with the high-case. This behavior (nonmonotonic increase) observed in the forward coupling for both highand low-silicon wafers is not similar to results presented in literature for coupled transmission lines such as microstrips [15] , [21] . In this case, it is believed that the forward and backward coupling when is due to indirect coupling, as described by Schelkunoff and Odarenko [22] . This indirect coupling is a result of a parasitic mode due to the ground planes of each FGC line that create a third transmission line. To further verify this, a full-wave electromagnetic analysis is performed in Section V. For the second FGC line geometry ( m, m, m), measured results presented in Fig. 4 show a similar behavior to that of the first FGC line. For a small separation of m, the forward coupling increases in a nonmonotonic fashion and results in coupling values less than 30 dB up to 50 GHz. It should be noted here that this transmission line has a slightly higher impedance. For the case, both forward and backward coupling are below 20 dB.
Figs. 5 and 6 summarize this reduction in coupling by plotting the maximum coupling measured for GHz for each of the structures characterized. For comparative purposes, the data of exactly the same line geometries on HRS cm are also plotted. It is seen that there is a large reduction in coupling when ( and m), even when is as small as 6 m, which implies that the nature of the coupling changes when . Also, it is seen that for the electrically short coupled-line sections shown in Figs. 5 and 6 , the backward coupling is approximately 3-5 dB higher than the forward coupling. For the m, m coupled lines, Fig. 5 shows that backward coupling is practically identical for the high-and low-resistivity (CMOS) cases, while for the forward coupling, the CMOS case is approximately 1-2 dB higher ( 4 dB) was measured for the m, m, and cases. For the forward coupling case of this line, when , the CMOS results indicate a 1-2 dB increase with respect to the high-results, as was the case of the first line geometry.
The measured difference in coupling of FGC lines on highand low-resistivity silicon wafers with a polyimide interface layer is very small, less than 2 dB, and there does not appear to be a consistent trend in the difference. Considering that this small difference concerns -parameters with values from 25 to 45 dB, it appears that this difference is due to measurement and data analysis errors and that the coupling does not depend significantly on the substrate resistivity. Furthermore, this implies that the coupling mechanism is not taking place through the Si substrate. The measured coupling also shows that the forward and backward coupling is reduced by approximately 10 dB across the entire frequency band when for both FGC line geometries. This indicates that, for high-density RF circuits and packages, even a very small distance between adjacent FGC lines can yield a significant (over 10 dB) reduction in cross-coupling and isolation. Lastly, Figs. 5 and 6 show that as the distances and increase, both couplings reduce significantly. However, since real estate is of primary importance in high-density circuits and interconnects, provides an excellent compromise between small-size and low FGC line cross-coupling (less than 40 dB). 
V. THEORETICAL ANALYSIS
To understand the physics behind the coupling in the different structures and the dips in measured and at specific frequencies for both high and low substrate resistivities, electricfield plots were generated from the ATHENA FDTD simulator for the coupled FGC lines with m, m, and m line on high-silicon with the dielectric overlay, and these are shown in Figs. 7-9 for different values of line separation . For each FGC line, the left-and right-hand-side metal ground planes were connected with 40-m air bridges that were spaced every 1500 m in a way similar to the measured setup. The simulated length of the lines was 7200 m, which is close to the 7500 m of the experimental geometry. Three different three-dimensional (3-D) simulations were performed for the calculation of the -parameters of each geometry, namely, one for a thru line, one for an even-mode excited coupled geometry, and another for an odd-mode excited coupled geometry. The slope of the phase for (and ) was used for the identification of the excitation frequencies for the parasitic modes. Two-and-one-half-dimensional (2.5-D) FDTD simulations were performed for each mode in order to identify the individual field pattern and provide intuition for the minimization of the crosstalk mechanisms. The cross-sectional electric-field plots of Figs. 7-9 span the area of the right FGC line ("exciting" line) and half of the signal line and right ground plane of the left FGC line ("excited" line). These field plots illustrate the strength of the coupling fields from one FGC line (right) to the other (left) for different values of separation . By observing the field magnitude in the slot of the excited FGC line (on the left-hand side of Figs. 7-9) , it is seen that with m, the coupling between FGC lines is noticeably stronger than the other two cases with . The reason for this increased coupling when is attributed to surface currents developed on the bottom of the common ground plane that are broken when . For , the slot between the two ground planes stops the direct flow of current from the exciting to the excited FGC line through the ground planes and, thus, acts as a shield. However, Figs. 8 and 9 show a strong slotline type mode of approximately 15 dB between the two ground planes. This strong parasitic mode is the cause of the indirect coupling that was discussed in Section IV.
Since the ground planes of each FGC line are connected by air bridges (ground planes 1a and 1b and 2a and 2b are connected), the coupled FGC lines consist of a total of three metal structures when and four metal structures when , which can support two and three independent quasi-TEM modes, respectively. One of the modes in each case is the desired CPW mode (note that we are assuming that the two FGC lines have the same geometry so each supports the same CPW mode). In Figs. 10 and 11, the magnitude and phase of the coupling determined by the FDTD analysis is plotted. It should be noted that the shape of Fig. 10 is close to the shape of Fig. 3(b) . The nonmonotonic behavior of the -parameters for , demonstrated for m in Fig. 10 , can be attributed to the excitation of the two parasitic modes, the slotline mode ("Mode 1") between ground 2a of the exciting (right-hand side) FGC and ground 1b of the excited (left-hand side) FGC (simulated ) and the slotline mode ("Mode 2") between ground planes 2a and 2b of the exciting (right-hand side) FGC and the signal metal of the excited (left-hand side) FGC (simulated ). The higher value of "Mode 2" can be attributed to the deeper penetration of the electric field inside the Si substrate due to the larger metal spacing. Fig. 11 shows the change of the slope of the phase of around 19 and 35 GHz justifying this assumption. "Mode 2" is coupled first at around 19 GHz due to its higher and "Mode 1" is coupled at around 35 GHz. Only weak surface modes have been observed with amplitudes that are significantly lower with respect to the two parasitic modes.
VI. CONCLUSIONS
This paper has shown for the first time that coupling between adjacent FGC lines on top of a silicon substrate with a polyimide overlay can be significantly reduced (10 dB or more) when the lines are separated by a distance as small as 6 m for both highand low-resistivity silicon wafers. Isolation values better than 40 and 30 dB were also demonstrated in both substrate cases for frequencies up to 25 and 50 GHz, respectively, for minute gaps between two FGC lines. These results can, therefore, be used as a new design guideline for high-density RF circuits and interconnects that utilize FGC lines on silicon substrates of various resistivity values. Measured results confirmed by theoretical simulations also show that the nature of the coupling is different for the FGC lines compared to TFMSs. Indeed, for small separations between adjacent FGC lines, coupling increases in a nonmonotonic fashion and exhibits various dips. Results presented in this paper also showed that for larger ground-plane widths and center-to-center FGC line distances, both forward and backward couplings are further reduced independently of the substrate resistivity. In addition, line crosstalk, in terms of forward and backward coupling values, is independent of the underlying silicon resistivity.
